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Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip 
Chip Packaging  
Y. W. Pok , D. Sujan, M. E. Rahman, S. S. Dol 
School of Engineering and Science, Curtin University Sarawak Campus, CDT 250, 98009 Miri, Sarawak, Malaysia 
Abstract. The flip chip bonding technology is widely used in electronic packaging as a result of improvements 
towards mechanical performance of layered structures. However, thermal mismatch shear and peeling stress are often 
induced by the differences of the material properties and geometries of bond layer during the high temperature change 
at operating stage. Intrinsically, these thermo-mechanical stresses play a very significant role in the design and 
reliability of the flip chip package. Therefore, this project aims to develop a methodology to find optimized bonding 
material thermo-mechanical properties and geometries in relation to the packaging layers in order to eliminate or 
reduce thermal mismatch stresses that occur in multi-layered structures in electronic packaging. The closed-form 
solution of thermo-mechanical analysis of bi-material assembly with bond layer is provided .Parametric study will be 
carried out in order to study the influence of bond layer parameters on interfacial thermal stresses of a flip chip 
assembly. These parameters include Young modulus, Coefficient of Thermal Expansion (CTE), Poisson’s ratio and 
thickness of the bond layer. It is found that the shearing stresses and peeling stresses decreased considerably at the 
interface with the increase of bond layer Young Modulus and thickness. On the other side, bond layer CTE and 
Poisson ratio show almost no significant effect on the interfacial shearing stress and peeling stress along the interface 
in a bi-material assembly. 
1 Introduction 
As the dramatic increasing demand of microelectronics 
over the past decade, flip chip microelectronic packages 
are increasingly being used in microelectronics system 
applications such as cellular phones, pagers, laptops, 
Personal Digital Assistants (PDAs), and watches [1-9]. 
Original flip chip assembly used the ceramic substrate 
with CTE that matching with silicon die. However, 
ceramic substrates are expensive as these materials 
require high temperature processing, and therefore limits 
the application of flip chip technology in low cost 
products. On the other hand, organic substrates are 
cheaper but the high CTE differences between the 
substrate and silicon die will induce large thermal stress 
on the laminate layers during operation of the device. 
This reliability concern has limited the types of 
applicable substrate for the flip chip assemblies for many 
years until the bonding layer was introduced [10-11]. 
Bonding layer compensates for the difference of material 
properties between silicon die and the substrate. 
However, detrimental thermo-mechanical loadings on 
flip chip reliability are still a major concern due to CTE 
mismatch of components in the flip chip assembly even 
with the introduction of bonding layer [12]. During 
operation, the multi-material laminated assembly 
undergoes a significant temperature gradient during 
cooling. This is mainly due to the heat generated by the 
circuits and the on-and-off nature of the electronic 
devices. Besides, the interfaces in multilayered 
assemblies undergo high stress gradients near the free 
edge, which will initiates the delamination or micro crack 
at the free edge. There are two types of major stresses 
acting between the bonding layer and laminate layers in 
the flip chip assembly, which is shearing stress and 
peeling stress.  
The importance of such failures is felt more acutely as 
the power requirement of electronic devices increasing 
rapidly in recent years. In order to minimize the risk of 
such structural or functional failures, a detailed and 
critical understanding of the nature of the interfacial 
stresses within elastic limit under thermal loading is 
deemed necessary [13].  
Due to limitations of experimental modeling and 
numerical modeling, analytical modeling had been 
widely applied in determination of interfacial stresses in 
the materials and the interfaces. The development of 
bonded interfacial modeling is inspired by the derivations 
of Chen and Nelson [14]. Many researchers such as 
Matthys and Mey [15], Mirman [16], Moore and Jarvis 
[17], and Ru [18] are contributed in this aspect. Suhir et 
al. [5] proposed a bi-layered interfacial thermal mismatch 
model by using integro-differential equation. Sujan et al. 
[13] had developed another simpler solution using a 
second order differential equation approach compared to 
Suhir’s solution. 
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Nevertheless, studies conducted on the effect of bond 
layer on the interfacial stresses are very few [5, 13-18]. 
The bond layer acts as interfacial shear stress compliance 
between the two principal layers. Consequently, it will 
have some influence on the interfacial stresses in a bi-
material assembly. The value of interfacial shear stress 
compliance for the bond layer at the interface was 
proposed by Sujan et al. [13] which is given as  asℎ ⁄ .A Gold-Tin solder bond is introduced as the bond 
layer between silicon and diamond layers and they show 
that the effect of bond layer on the interfacial shearing 
stress. It is found that the interfacial shearing stress is 
decreased considerably at the interface with the increase 
of bond thickness. Besides, it is observed that the effect 
of linear temperature gradient may influence interfacial 
stresses considerably. However, to date limited attempt 
has been made to study the effect of the thermal 
mismatching interfacial peeling stress with bond 
subjected to differentially uniform temperature change.
Therefore, this paper aims to present both the 
interfacial shearing stress and peeling stress analysis of 
flip chip packaging with consideration of bond layer. 
Subsequently a parametric study was conducted to 
examine the influence of thermo-mechanical properties of 
bond layer on interfacial thermal mismatch stresses. The 
properties focused in this research including CTE, 
Young’s modulus, Poisson ratio and thickness.
2 Analytical Model 
The analytical model used in this project is developed 
using second order differential equation which does not 
involved any integro-differential equation .The model is 
upgraded by Sujan et al. [13] to a generalized form which 
will account the differential uniform temperatures in the 
two layers first and later the temperature gradients 





Figure 1. (a) Showing material properties and (b) is the free 
body diagram of a bi-layered packaging with bond layer at the 
interface [Adapted from 13]. 
Figure 1 (a) shows a full length of the model 
analyzed where A-A represented the center line of the 
model. The full length of the model is 2L.The model is 
considered to be a unit of width in a direction 
perpendicular to the plane of the paper and the forces and 
moments are defined with respect to the unit width. 
Figure 1 (b) showed a free body diagram of the model 
for a cut at some arbitrary x –location with the two layers 
designated as 1 and 2, and the bond layer as 0., ,  and 
ℎ  represented elastic modulus, thermal expansion 
coefficient, Poisson’s ratio and thickness of the 	 − 
ℎ 
layer and is uniform temperature changes in the layers. It 
is assumed that no external force acting in the layers and 
axial forces varies along the length, and therefore shear 
arise at the interface. 









Here   represents shear stress between the two 
bonding surfaces per unit depth. 
Considering the effect of bond layer effect, the strain 
compatibility condition relating to the displacements at 
the two interfaces can be expressed as: 
 
 ∈()−∈()=   (2) 
 
Refering to Figure 1 (b), the resultant moment about 
z-axis at  = 0 and  = 0 is given by, 
 
  +  − 12 (ℎ + ℎ)
− 12 (ℎ + ℎ) = 0 
(1) 
Substituting  =   and  =  =   in eq. (3), 








 h = h + h + 2h (3) 
 






= E h 
"
12(1 − V ) (4) 
 
 
The axial strains at the interface of the uniformly 
heated two layerd structure take the form, 
 




1:     ∆%1,     1,     1,     *1,     -1,     
1 
./3 (4567 0):  ∆%0,    0,    0,    *0,     -0,     
0 
2:     ∆%,     2,     2,     *2,     -2,     
2 
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∆%=Strain due to change in Temperature 
 
&=Strain due to thermal mismatch axial force,  
 
89
=Strain due to bending 
 




Replacing the components of ∈() and ∈() from eq. 
(7) and eq.(8), eq. (2) takes the form as, 
 
 (∆% − ∆%) + &
− ( + ) 





 & = & + & + ℎ(ℎ + ℎ)4  (6) 
 
Differentiating eq. (9), results in a 2nd order 
differential equation as, 
 
 
 − ? = 0., (7) 
 
Here ? = AB and  =  +  +  
 
Where  = 89"C9,  =
8F




With reference to [13], the solution of eq. (11) can 
be written as, 
 
  = H sinh(?) H sinh(?) (8) 
 
Applying boundary conditions at  = 0,  = 0 and 
at  = I,  =  = 0, Eq. (7) and eq.(8), become 
 
  JJ = ∆% − ∆%, (9) 
 
Applying the boundary conditions, the shear stress 
() is given by, 
 
  = (∆% − ∆%)? cosh(?I) sinh(?) (10) 
 
The peeling stress expression can be obtained from 
the consideration of moment equilibrium of the applied 
forces combined with the shearing stress given by eq. 
(14). To develop the peeling stress model similar steps 
given by Sujan et al. [13] can be applied and the 
expressions for peeling stress can be obtained as follows: 
 
K
= (ℎ − ℎ)2
(∆% − ∆%)
 cosh(?I) cosh(?) 
(11) 
 
It is observed that eq. (14) and eq. (15) are of same 
expressions as equations for the case of bi-material 
assembly without bond layer effect. The major 
differences are  
 
 ℎ = ℎ + ℎ + 2ℎ, & + &
+ ℎ(ℎ + ℎ)4 , 
(12) 
 
and  =  +  +   that the quantities ℎ, &,and   are 
all redefined. The quantity ?, although given by the same 
expression in terms of  and &, is also redefined. 
3 Case Study: Silicon-Diamond System 
A typical flip chip package, silicon-diamond system was 
used in this study. Table 1 below showed the parameters 
used to calculate the interfacial stresses by using the 
analytical approach .The length of the assembly is 
2I = 0.005M .The temperature change, ∆%  is taken at 
60℃ in this computation. 
 
Table 1.  Material properties and dimension for case study. 






CTE,`\(× QSa/ ) 3 25 6.5-28.44
Poisson’s ratio ,d\ 0.3 0.29 0.25-0.37
Thickness,e\(ff) 0.35 0.15 0.00-0.05
4 Result and Discussion
The shearing stress and peeling stress are calculated using 
eq. (14) and eq. (15) respectively. The results are plotted 
in Figure 2 to Figure 9.The interfacial stresses are 
tabulated from  I⁄ = 0.7 to 1, since the stress values and 
their variations are significantly small when the ratio is 
lower than 0.7.The maximum shearing stress and peeling 
stress are recorded at the free end (  I⁄ = 1.0 ) as 
expected. 
4.1 Young’s Modulus 
Figure 2 and Figure 3 represented shearing and peeling 
stresses for different values of young modulus along the 
interface  I⁄ = 0.7  to 1.Here the Young modulus of 
bond layer, Ε  is varied from 5K5  with increment of  15K5 until 65K5. From Figure 2 and Figure 3, it can 
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be observed that the shearing stress is tensile while 
peeling stress is compressive in nature. The shearing 
stress and peeling stress decreased due to the compliant 
(lower young’s modulus) bond layer effect at any 
identical location at the interface. Particularly, near the 
vicinity of the free end, the differences of thermo-
mechanical stress between highest modulus and lowest 
modulus of bond layer were significant, which is 76.1% 
for shearing stress and 84.5% for peeling stress. Thus, it 
indicated that a more compliant bond will results in 
smaller interfacial stresses compared to stiffer bond.  
Figure 2. Shear stresses along the interface of different bond 
layer Young modulus. 
Figure 3. Peeling stresses along the interface of different bond 
layer Young modulus. 
4.2 Coefficient of Thermal Expansion
Figure 4. Shear stresses along the interface of different bond 
layer CTE. 
Figure 5.  Peeling stresses along the interface of different bond 
layer CTE. 
Figure 4 and Figure 5 represented shearing stress and 
peeling stress based on various value of CTE. From 
Figure , it can observed that shearing stress  I⁄ = 0.7 for 
 = 6.5/℃  ,the shearing stress reduced by 0.3MPa 
compared to  = 28.44/℃ .The trends show almost no 
difference with increment of 5/℃  until  = 28.44/℃ 
towards the end of assembly. On the other side referring 
to Figure , the peeling stress reduced 12% averagely for 
 = 6.5/℃    = 28.44/℃  at any identical location 
along the interface. Therefore, it is evident that the 
different level of CTE in bond layer have no significant 
influence in the shearing and peeling stress development.  
4.3 Poisson’s Ratio 
Figure 6. Shear stresses along the interface of different bond 
layer Poisson ratio. 
Figure 7.  Peeling stresses along the interface of different bond 
layer Poisson ratio. 
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Referring to Figure 6 and Figure 7, it was demonstrated 
that Poisson ratio of bond layer do not play significant 
role in reducing interfacial stresses in flip chip packaging. 
For higher Poisson ratio and lower Poisson ratio of bond 
layer, no significant changes of the shearing stress and 
peeling stress were observed at any identical location. 
From the above observation it can be concluded that the 
effect of Poisson ratio in bond layer may not be essential 
in predicting stresses development at the interface. 
4.4 Thickness
Figure 8.  Shear stresses along the interface of different bond 
layer thickness. 
Figure 9. Peeling stresses along the interface of different bond 
layer thickness. 
Figure 8 and Figure 9 showed the graphical plot of 
analytical results for shearing stress and peeling stress 
under different thickness of bond layer. The five different 
thickness values including negligible bond thickness, 0 
mm, and increasing bond thickness of 0.02mm, 0.03mm, 
0.004mm and 0.05mm. The thermo-mechanical stresses 
analysis was presented only for the region near the free 
end of the assembly since it was the region where the 
stresses generated significantly.
For both interfacial stresses distribution, the shear 
stress and peeling stress were observed to be reduced 
along the length when the thickness of bond layer was 
being increased. The increased bond layer thickness 
would generated a surrogate layer acted for shear stress 
absorption along the interface.
Therefore, a higher value of bond layer thickness 
would be suggested in the flip-chip packaging design. 
However, the increased bond thickness was seem to be 
another concern for the increased overall cost of material. 
5 Conclusion
The parametric studies on the effect of thermo-
mechanical properties and physical properties of bond 
layer had been carried out .The results obtained from the 
analysis leads to following conclusion: 
  
 The shearing stresses and peeling stresses 
decreased considerably at the interface with the 
increase of bond layer Young Modulus and 
thickness. 
 Bond layer CTE and Poisson ratio show almost 
no significant effect on the interfacial shearing 
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